

FIG. 1

CHP1




FIG.2




FIG.3

	ACT	STB	SLP
CKT1 (CPU)	50mW	20mW	0mW
CKT2 (FPU)	100mW	50mW	0mW
CKT3 (DSP)	30mW	10mW	0mW
CKT4 (RF)	150mW	0mW	0mW

FIG.4




FIG.5

TIME	CKT1 (CPU)	CKT2 (FPU)	CKT3 (DSP)	CKT4 (RF)	PWR
0			STB		100mW
1	ACT	ACT		SLP	150mW
2			STB	STB	60mW
3	SLP				30mW
4		SLP		ACT	30mW
5	STB			ACT	200mW
6	ACT	STB	STB	STB	110mW

FIG.6

CHP2




FIG. 7

TIME	CKT1 (CPU)	CKT2 (FPU)	CKT3 (DSP)	CKT4 (RF)	PWR
0			STB		100mW
1	ACT	ACT			150mW
2			STB		60mW
3	SLP	SLP		STB	30mW
4			ACT		30mW
5	STB				50mW
6	SLP	SLP	SLP	ACT	150mW

FIG.8

CHP3




FIG.9


CHPKNL

FIG.10




FIG.11




FIG.12




FIG.13

